Gecko [ betsfootball.net ]

Name	Size	Permission	Date
android	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
byteorder	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
caif	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
can	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
cifs	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
dvb	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
genwqe	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
hdlc	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
hsi	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
iio	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
isdn	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
misc	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
mmc	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
netfilter	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
netfilter_arp	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
netfilter_bridge	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
netfilter_ipv4	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
netfilter_ipv6	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
nfsd	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
raid	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
sched	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
spi	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
sunrpc	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
surface_aggregator	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
tc_act	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
tc_ematch	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
usb	[ DIR ]	drwxr-xr-x	2025-04-08 16:44
a.out.h	6.73 KB	-rw-r--r--	2025-03-06 06:21
acct.h	3.82 KB	-rw-r--r--	2025-03-06 06:21
acrn.h	18.52 KB	-rw-r--r--	2025-03-06 06:21
adb.h	1.11 KB	-rw-r--r--	2025-03-06 06:21
adfs_fs.h	993 B	-rw-r--r--	2025-03-06 06:21
affs_hardblocks.h	1.54 KB	-rw-r--r--	2025-03-06 06:21
agpgart.h	3.86 KB	-rw-r--r--	2025-03-06 06:21
aio_abi.h	3.32 KB	-rw-r--r--	2025-03-06 06:21
am437x-vpfe.h	3.59 KB	-rw-r--r--	2025-03-06 06:21
amt.h	1.71 KB	-rw-r--r--	2025-03-06 06:21
apm_bios.h	3.6 KB	-rw-r--r--	2025-03-06 06:21
arcfb.h	213 B	-rw-r--r--	2025-03-06 06:21
arm_sdei.h	2.69 KB	-rw-r--r--	2025-03-06 06:21
aspeed-lpc-ctrl.h	1.74 KB	-rw-r--r--	2025-03-06 06:21
aspeed-p2a-ctrl.h	1.86 KB	-rw-r--r--	2025-03-06 06:21
atalk.h	1023 B	-rw-r--r--	2025-03-06 06:21
atm.h	7.7 KB	-rw-r--r--	2025-03-06 06:21
atm_eni.h	648 B	-rw-r--r--	2025-03-06 06:21
atm_he.h	406 B	-rw-r--r--	2025-03-06 06:21
atm_idt77105.h	955 B	-rw-r--r--	2025-03-06 06:21
atm_nicstar.h	1.25 KB	-rw-r--r--	2025-03-06 06:21
atm_tcp.h	1.58 KB	-rw-r--r--	2025-03-06 06:21
atm_zatm.h	1.5 KB	-rw-r--r--	2025-03-06 06:21
atmapi.h	952 B	-rw-r--r--	2025-03-06 06:21
atmarp.h	1.27 KB	-rw-r--r--	2025-03-06 06:21
atmbr2684.h	3.19 KB	-rw-r--r--	2025-03-06 06:21
atmclip.h	576 B	-rw-r--r--	2025-03-06 06:21
atmdev.h	7.5 KB	-rw-r--r--	2025-03-06 06:21
atmioc.h	1.61 KB	-rw-r--r--	2025-03-06 06:21
atmlec.h	2.33 KB	-rw-r--r--	2025-03-06 06:21
atmmpc.h	4.13 KB	-rw-r--r--	2025-03-06 06:21
atmppp.h	639 B	-rw-r--r--	2025-03-06 06:21
atmsap.h	4.85 KB	-rw-r--r--	2025-03-06 06:21
atmsvc.h	1.81 KB	-rw-r--r--	2025-03-06 06:21
audit.h	21.06 KB	-rw-r--r--	2025-03-06 06:21
auto_dev-ioctl.h	4.87 KB	-rw-r--r--	2025-03-06 06:21
auto_fs.h	6.28 KB	-rw-r--r--	2025-03-06 06:21
auto_fs4.h	451 B	-rw-r--r--	2025-03-06 06:21
auxvec.h	1.56 KB	-rw-r--r--	2025-03-06 06:21
ax25.h	2.76 KB	-rw-r--r--	2025-03-06 06:21
batadv_packet.h	19.87 KB	-rw-r--r--	2025-03-06 06:21
batman_adv.h	16.49 KB	-rw-r--r--	2025-03-06 06:21
baycom.h	883 B	-rw-r--r--	2025-03-06 06:21
bcm933xx_hcs.h	419 B	-rw-r--r--	2025-03-06 06:21
bfs_fs.h	1.86 KB	-rw-r--r--	2025-03-06 06:21
binfmts.h	776 B	-rw-r--r--	2025-03-06 06:21
blkpg.h	904 B	-rw-r--r--	2025-03-06 06:21
blktrace_api.h	4.59 KB	-rw-r--r--	2025-03-06 06:21
blkzoned.h	6.34 KB	-rw-r--r--	2025-03-06 06:21
bpf.h	255.72 KB	-rw-r--r--	2025-03-06 06:21
bpf_common.h	1.33 KB	-rw-r--r--	2025-03-06 06:21
bpf_perf_event.h	529 B	-rw-r--r--	2025-03-06 06:21
bpfilter.h	465 B	-rw-r--r--	2025-03-06 06:21
bpqether.h	981 B	-rw-r--r--	2025-03-06 06:21
bsg.h	2.44 KB	-rw-r--r--	2025-03-06 06:21
bt-bmc.h	572 B	-rw-r--r--	2025-03-06 06:21
btf.h	5.46 KB	-rw-r--r--	2025-03-06 06:21
btrfs.h	35.26 KB	-rw-r--r--	2025-03-06 06:21
btrfs_tree.h	26.75 KB	-rw-r--r--	2025-03-06 06:21
cachefiles.h	1.61 KB	-rw-r--r--	2025-03-06 06:21
can.h	11.03 KB	-rw-r--r--	2025-03-06 06:21
capability.h	13.18 KB	-rw-r--r--	2025-03-06 06:21
capi.h	3.05 KB	-rw-r--r--	2025-03-06 06:21
cciss_defs.h	3.2 KB	-rw-r--r--	2025-03-06 06:21
cciss_ioctl.h	2.7 KB	-rw-r--r--	2025-03-06 06:21
ccs.h	767 B	-rw-r--r--	2025-03-06 06:21
cdrom.h	28.87 KB	-rw-r--r--	2025-03-06 06:21
cec-funcs.h	53.14 KB	-rw-r--r--	2025-03-06 06:21
cec.h	41.17 KB	-rw-r--r--	2025-03-06 06:21
cfm_bridge.h	1.42 KB	-rw-r--r--	2025-03-06 06:21
cgroupstats.h	2.17 KB	-rw-r--r--	2025-03-06 06:21
chio.h	5.16 KB	-rw-r--r--	2025-03-06 06:21
close_range.h	377 B	-rw-r--r--	2025-03-06 06:21
cm4000_cs.h	1.76 KB	-rw-r--r--	2025-03-06 06:21
cn_proc.h	3.38 KB	-rw-r--r--	2025-03-06 06:21
coda.h	17.79 KB	-rw-r--r--	2025-03-06 06:21
coff.h	12.25 KB	-rw-r--r--	2025-03-06 06:21
comedi.h	54.18 KB	-rw-r--r--	2025-03-06 06:21
connector.h	2.2 KB	-rw-r--r--	2025-03-06 06:21
const.h	991 B	-rw-r--r--	2025-03-06 06:21
coresight-stm.h	747 B	-rw-r--r--	2025-03-06 06:21
counter.h	4.51 KB	-rw-r--r--	2025-03-06 06:21
cramfs_fs.h	3.47 KB	-rw-r--r--	2025-03-06 06:21
cryptouser.h	5.2 KB	-rw-r--r--	2025-03-06 06:21
cuda.h	905 B	-rw-r--r--	2025-03-06 06:21
cxl_mem.h	6.32 KB	-rw-r--r--	2025-03-06 06:21
cyclades.h	969 B	-rw-r--r--	2025-03-06 06:21
cycx_cfm.h	2.92 KB	-rw-r--r--	2025-03-06 06:21
dcbnl.h	24.7 KB	-rw-r--r--	2025-03-06 06:21
dccp.h	6.29 KB	-rw-r--r--	2025-03-06 06:21
devlink.h	21.31 KB	-rw-r--r--	2025-03-06 06:21
dlm.h	2.46 KB	-rw-r--r--	2025-03-06 06:21
dlm_device.h	2.48 KB	-rw-r--r--	2025-03-06 06:21
dlm_netlink.h	1.13 KB	-rw-r--r--	2025-03-06 06:21
dlm_plock.h	894 B	-rw-r--r--	2025-03-06 06:21
dlmconstants.h	4.96 KB	-rw-r--r--	2025-03-06 06:21
dm-ioctl.h	11.33 KB	-rw-r--r--	2025-03-06 06:21
dm-log-userspace.h	14.83 KB	-rw-r--r--	2025-03-06 06:21
dma-buf.h	7.15 KB	-rw-r--r--	2025-03-06 06:21
dma-heap.h	1.36 KB	-rw-r--r--	2025-03-06 06:21
dns_resolver.h	3.86 KB	-rw-r--r--	2025-03-06 06:21
dqblk_xfs.h	9.17 KB	-rw-r--r--	2025-03-06 06:21
dw100.h	357 B	-rw-r--r--	2025-03-06 06:21
edd.h	5.47 KB	-rw-r--r--	2025-03-06 06:21
efs_fs_sb.h	2.17 KB	-rw-r--r--	2025-03-06 06:21
elf-em.h	2.57 KB	-rw-r--r--	2025-03-06 06:21
elf-fdpic.h	1.1 KB	-rw-r--r--	2025-03-06 06:21
elf.h	14.54 KB	-rw-r--r--	2025-03-06 06:21
errno.h	23 B	-rw-r--r--	2025-03-06 06:21
errqueue.h	1.94 KB	-rw-r--r--	2025-03-06 06:21
erspan.h	1.03 KB	-rw-r--r--	2025-03-06 06:21
ethtool.h	84.25 KB	-rw-r--r--	2025-03-06 06:21
ethtool_netlink.h	23.68 KB	-rw-r--r--	2025-03-06 06:21
eventpoll.h	2.84 KB	-rw-r--r--	2025-03-06 06:21
f2fs.h	3.22 KB	-rw-r--r--	2025-03-06 06:21
fadvise.h	842 B	-rw-r--r--	2025-03-06 06:21
falloc.h	3.5 KB	-rw-r--r--	2025-03-06 06:21
fanotify.h	7.3 KB	-rw-r--r--	2025-03-06 06:21
fb.h	16.09 KB	-rw-r--r--	2025-03-06 06:21
fcntl.h	4.15 KB	-rw-r--r--	2025-03-06 06:21
fd.h	11.83 KB	-rw-r--r--	2025-03-06 06:21
fdreg.h	5.24 KB	-rw-r--r--	2025-03-06 06:21
fib_rules.h	1.99 KB	-rw-r--r--	2025-03-06 06:21
fiemap.h	2.71 KB	-rw-r--r--	2025-03-06 06:21
filter.h	2.16 KB	-rw-r--r--	2025-03-06 06:21
firewire-cdev.h	43.2 KB	-rw-r--r--	2025-03-06 06:21
firewire-constants.h	3.16 KB	-rw-r--r--	2025-03-06 06:21
fou.h	894 B	-rw-r--r--	2025-03-06 06:21
fpga-dfl.h	8.52 KB	-rw-r--r--	2025-03-06 06:21
fs.h	12.01 KB	-rw-r--r--	2025-03-06 06:21
fscrypt.h	6.46 KB	-rw-r--r--	2025-03-06 06:21
fsi.h	2.62 KB	-rw-r--r--	2025-03-06 06:21
fsl_hypervisor.h	7.13 KB	-rw-r--r--	2025-03-06 06:21
fsl_mc.h	734 B	-rw-r--r--	2025-03-06 06:21
fsmap.h	4.3 KB	-rw-r--r--	2025-03-06 06:21
fsverity.h	3.11 KB	-rw-r--r--	2025-03-06 06:21
fuse.h	25.23 KB	-rw-r--r--	2025-03-06 06:21
futex.h	5.5 KB	-rw-r--r--	2025-03-06 06:21
gameport.h	897 B	-rw-r--r--	2025-03-06 06:21
gen_stats.h	1.49 KB	-rw-r--r--	2025-03-06 06:21
genetlink.h	2.19 KB	-rw-r--r--	2025-03-06 06:21
gfs2_ondisk.h	14.43 KB	-rw-r--r--	2025-03-06 06:21
gpio.h	19.46 KB	-rw-r--r--	2025-03-06 06:21
gsmmux.h	1.12 KB	-rw-r--r--	2025-03-06 06:21
gtp.h	734 B	-rw-r--r--	2025-03-06 06:21
hash_info.h	971 B	-rw-r--r--	2025-03-06 06:21
hdlc.h	637 B	-rw-r--r--	2025-03-06 06:21
hdlcdrv.h	2.84 KB	-rw-r--r--	2025-03-06 06:21
hdreg.h	22.17 KB	-rw-r--r--	2025-03-06 06:21
hid.h	2.04 KB	-rw-r--r--	2025-03-06 06:21
hiddev.h	6.2 KB	-rw-r--r--	2025-03-06 06:21
hidraw.h	1.95 KB	-rw-r--r--	2025-03-06 06:21
hpet.h	743 B	-rw-r--r--	2025-03-06 06:21
hsr_netlink.h	1.08 KB	-rw-r--r--	2025-03-06 06:21
hw_breakpoint.h	742 B	-rw-r--r--	2025-03-06 06:21
hyperv.h	10.89 KB	-rw-r--r--	2025-03-06 06:21
i2c-dev.h	1.83 KB	-rw-r--r--	2025-03-06 06:21
i2c.h	6.73 KB	-rw-r--r--	2025-03-06 06:21
i2o-dev.h	11.28 KB	-rw-r--r--	2025-03-06 06:21
i8k.h	1.49 KB	-rw-r--r--	2025-03-06 06:21
icmp.h	4.67 KB	-rw-r--r--	2025-03-06 06:21
icmpv6.h	4.17 KB	-rw-r--r--	2025-03-06 06:21
idxd.h	8.22 KB	-rw-r--r--	2025-03-06 06:21
if.h	10.67 KB	-rw-r--r--	2025-03-06 06:21
if_addr.h	2.09 KB	-rw-r--r--	2025-03-06 06:21
if_addrlabel.h	721 B	-rw-r--r--	2025-03-06 06:21
if_alg.h	1.53 KB	-rw-r--r--	2025-03-06 06:21
if_arcnet.h	3.63 KB	-rw-r--r--	2025-03-06 06:21
if_arp.h	6.43 KB	-rw-r--r--	2025-03-06 06:21
if_bonding.h	5.02 KB	-rw-r--r--	2025-03-06 06:21
if_bridge.h	19.06 KB	-rw-r--r--	2025-03-06 06:21
if_cablemodem.h	986 B	-rw-r--r--	2025-03-06 06:21
if_eql.h	1.32 KB	-rw-r--r--	2025-03-06 06:21
if_ether.h	8.56 KB	-rw-r--r--	2025-03-06 06:21
if_fc.h	1.7 KB	-rw-r--r--	2025-03-06 06:21
if_fddi.h	4.27 KB	-rw-r--r--	2025-03-06 06:21
if_hippi.h	4.14 KB	-rw-r--r--	2025-03-06 06:21
if_infiniband.h	1.22 KB	-rw-r--r--	2025-03-06 06:21
if_link.h	33.66 KB	-rw-r--r--	2025-03-06 06:21
if_ltalk.h	210 B	-rw-r--r--	2025-03-06 06:21
if_macsec.h	6.35 KB	-rw-r--r--	2025-03-06 06:21
if_packet.h	7.96 KB	-rw-r--r--	2025-03-06 06:21
if_phonet.h	424 B	-rw-r--r--	2025-03-06 06:21
if_plip.h	660 B	-rw-r--r--	2025-03-06 06:21
if_ppp.h	29 B	-rw-r--r--	2025-03-06 06:21
if_pppol2tp.h	3.23 KB	-rw-r--r--	2025-03-06 06:21
if_pppox.h	4.76 KB	-rw-r--r--	2025-03-06 06:21
if_slip.h	872 B	-rw-r--r--	2025-03-06 06:21
if_team.h	2.54 KB	-rw-r--r--	2025-03-06 06:21
if_tun.h	4.09 KB	-rw-r--r--	2025-03-06 06:21
if_tunnel.h	4.47 KB	-rw-r--r--	2025-03-06 06:21
if_vlan.h	1.79 KB	-rw-r--r--	2025-03-06 06:21
if_x25.h	881 B	-rw-r--r--	2025-03-06 06:21
if_xdp.h	2.94 KB	-rw-r--r--	2025-03-06 06:21
ife.h	351 B	-rw-r--r--	2025-03-06 06:21
igmp.h	2.99 KB	-rw-r--r--	2025-03-06 06:21
ila.h	1.22 KB	-rw-r--r--	2025-03-06 06:21
in.h	10.61 KB	-rw-r--r--	2025-03-06 06:21
in6.h	7.4 KB	-rw-r--r--	2025-03-06 06:21
in_route.h	936 B	-rw-r--r--	2025-03-06 06:21
inet_diag.h	4.9 KB	-rw-r--r--	2025-03-06 06:21
inotify.h	3.21 KB	-rw-r--r--	2025-03-06 06:21
input-event-codes.h	29.05 KB	-rw-r--r--	2025-03-06 06:21
input.h	15.84 KB	-rw-r--r--	2025-03-06 06:21
io_uring.h	16.71 KB	-rw-r--r--	2025-03-06 06:21
ioam6.h	2.33 KB	-rw-r--r--	2025-03-06 06:21
ioam6_genl.h	945 B	-rw-r--r--	2025-03-06 06:21
ioam6_iptunnel.h	1.26 KB	-rw-r--r--	2025-03-06 06:21
ioctl.h	163 B	-rw-r--r--	2025-03-06 06:21
iommu.h	4.79 KB	-rw-r--r--	2025-03-06 06:21
ioprio.h	1.42 KB	-rw-r--r--	2025-03-06 06:21
ip.h	4.73 KB	-rw-r--r--	2025-03-06 06:21
ip6_tunnel.h	1.91 KB	-rw-r--r--	2025-03-06 06:21
ip_vs.h	13.8 KB	-rw-r--r--	2025-03-06 06:21
ipc.h	2.05 KB	-rw-r--r--	2025-03-06 06:21
ipmi.h	15.08 KB	-rw-r--r--	2025-03-06 06:21
ipmi_bmc.h	488 B	-rw-r--r--	2025-03-06 06:21
ipmi_msgdefs.h	3.35 KB	-rw-r--r--	2025-03-06 06:21
ipsec.h	947 B	-rw-r--r--	2025-03-06 06:21
ipv6.h	4.22 KB	-rw-r--r--	2025-03-06 06:21
ipv6_route.h	1.86 KB	-rw-r--r--	2025-03-06 06:21
irqnr.h	104 B	-rw-r--r--	2025-03-06 06:21
iso_fs.h	6.33 KB	-rw-r--r--	2025-03-06 06:21
isst_if.h	5.28 KB	-rw-r--r--	2025-03-06 06:21
ivtv.h	2.95 KB	-rw-r--r--	2025-03-06 06:21
ivtvfb.h	1.18 KB	-rw-r--r--	2025-03-06 06:21
jffs2.h	6.65 KB	-rw-r--r--	2025-03-06 06:21
joystick.h	3.35 KB	-rw-r--r--	2025-03-06 06:21
kcm.h	822 B	-rw-r--r--	2025-03-06 06:21
kcmp.h	522 B	-rw-r--r--	2025-03-06 06:21
kcov.h	1.92 KB	-rw-r--r--	2025-03-06 06:21
kd.h	6.1 KB	-rw-r--r--	2025-03-06 06:21
kdev_t.h	383 B	-rw-r--r--	2025-03-06 06:21
kernel-page-flags.h	900 B	-rw-r--r--	2025-03-06 06:21
kernel.h	194 B	-rw-r--r--	2025-03-06 06:21
kernelcapi.h	1019 B	-rw-r--r--	2025-03-06 06:21
kexec.h	1.92 KB	-rw-r--r--	2025-03-06 06:21
keyboard.h	13.14 KB	-rw-r--r--	2025-03-06 06:21
keyctl.h	5.86 KB	-rw-r--r--	2025-03-06 06:21
kfd_ioctl.h	28.14 KB	-rw-r--r--	2025-03-06 06:21
kfd_sysfs.h	4.25 KB	-rw-r--r--	2025-03-06 06:21
kvm.h	62.93 KB	-rw-r--r--	2025-03-06 06:21
kvm_para.h	1001 B	-rw-r--r--	2025-03-06 06:21
l2tp.h	5.61 KB	-rw-r--r--	2025-03-06 06:21
landlock.h	6.28 KB	-rw-r--r--	2025-03-06 06:21
libc-compat.h	8.09 KB	-rw-r--r--	2025-03-06 06:21
limits.h	937 B	-rw-r--r--	2025-03-06 06:21
lirc.h	8.13 KB	-rw-r--r--	2025-03-06 06:21
llc.h	3.09 KB	-rw-r--r--	2025-03-06 06:21
loadpin.h	834 B	-rw-r--r--	2025-03-06 06:21
loop.h	3.32 KB	-rw-r--r--	2025-03-06 06:21
lp.h	4.09 KB	-rw-r--r--	2025-03-06 06:21
lwtunnel.h	2.31 KB	-rw-r--r--	2025-03-06 06:21
magic.h	3.77 KB	-rw-r--r--	2025-03-06 06:21
major.h	4.55 KB	-rw-r--r--	2025-03-06 06:21
map_to_14segment.h	9.28 KB	-rw-r--r--	2025-03-06 06:21
map_to_7segment.h	6.45 KB	-rw-r--r--	2025-03-06 06:21
matroxfb.h	1.43 KB	-rw-r--r--	2025-03-06 06:21
max2175.h	1.01 KB	-rw-r--r--	2025-03-06 06:21
mctp.h	1.45 KB	-rw-r--r--	2025-03-06 06:21
mdio.h	21.41 KB	-rw-r--r--	2025-03-06 06:21
media-bus-format.h	6.93 KB	-rw-r--r--	2025-03-06 06:21
media.h	12.44 KB	-rw-r--r--	2025-03-06 06:21
mei.h	3.39 KB	-rw-r--r--	2025-03-06 06:21
membarrier.h	9.14 KB	-rw-r--r--	2025-03-06 06:21
memfd.h	1.29 KB	-rw-r--r--	2025-03-06 06:21
mempolicy.h	2.51 KB	-rw-r--r--	2025-03-06 06:21
meye.h	2.47 KB	-rw-r--r--	2025-03-06 06:21
mii.h	9.27 KB	-rw-r--r--	2025-03-06 06:21
minix_fs.h	2.07 KB	-rw-r--r--	2025-03-06 06:21
mman.h	1.55 KB	-rw-r--r--	2025-03-06 06:21
mmtimer.h	2.07 KB	-rw-r--r--	2025-03-06 06:21
module.h	293 B	-rw-r--r--	2025-03-06 06:21
mount.h	4.97 KB	-rw-r--r--	2025-03-06 06:21
mpls.h	2.25 KB	-rw-r--r--	2025-03-06 06:21
mpls_iptunnel.h	761 B	-rw-r--r--	2025-03-06 06:21
mptcp.h	6.89 KB	-rw-r--r--	2025-03-06 06:21
mqueue.h	2.15 KB	-rw-r--r--	2025-03-06 06:21
mroute.h	5.78 KB	-rw-r--r--	2025-03-06 06:21
mroute6.h	4.89 KB	-rw-r--r--	2025-03-06 06:21
mrp_bridge.h	1.67 KB	-rw-r--r--	2025-03-06 06:21
msdos_fs.h	6.57 KB	-rw-r--r--	2025-03-06 06:21
msg.h	3.31 KB	-rw-r--r--	2025-03-06 06:21
mtio.h	7.98 KB	-rw-r--r--	2025-03-06 06:21
nbd-netlink.h	2.35 KB	-rw-r--r--	2025-03-06 06:21
nbd.h	2.95 KB	-rw-r--r--	2025-03-06 06:21
ncsi.h	4.71 KB	-rw-r--r--	2025-03-06 06:21
ndctl.h	6.66 KB	-rw-r--r--	2025-03-06 06:21
neighbour.h	5.68 KB	-rw-r--r--	2025-03-06 06:21
net.h	2.04 KB	-rw-r--r--	2025-03-06 06:21
net_dropmon.h	2.85 KB	-rw-r--r--	2025-03-06 06:21
net_namespace.h	715 B	-rw-r--r--	2025-03-06 06:21
net_tstamp.h	5.93 KB	-rw-r--r--	2025-03-06 06:21
netconf.h	614 B	-rw-r--r--	2025-03-06 06:21
netdevice.h	2.2 KB	-rw-r--r--	2025-03-06 06:21
netfilter.h	1.69 KB	-rw-r--r--	2025-03-06 06:21
netfilter_arp.h	445 B	-rw-r--r--	2025-03-06 06:21
netfilter_bridge.h	1.14 KB	-rw-r--r--	2025-03-06 06:21
netfilter_ipv4.h	1.45 KB	-rw-r--r--	2025-03-06 06:21
netfilter_ipv6.h	1.35 KB	-rw-r--r--	2025-03-06 06:21
netlink.h	11.92 KB	-rw-r--r--	2025-03-06 06:21
netlink_diag.h	1.49 KB	-rw-r--r--	2025-03-06 06:21
netrom.h	807 B	-rw-r--r--	2025-03-06 06:21
nexthop.h	2.76 KB	-rw-r--r--	2025-03-06 06:21
nfc.h	10.97 KB	-rw-r--r--	2025-03-06 06:21
nfs.h	4.39 KB	-rw-r--r--	2025-03-06 06:21
nfs2.h	1.43 KB	-rw-r--r--	2025-03-06 06:21
nfs3.h	2.4 KB	-rw-r--r--	2025-03-06 06:21
nfs4.h	6.39 KB	-rw-r--r--	2025-03-06 06:21
nfs4_mount.h	1.89 KB	-rw-r--r--	2025-03-06 06:21
nfs_fs.h	1.62 KB	-rw-r--r--	2025-03-06 06:21
nfs_idmap.h	2.19 KB	-rw-r--r--	2025-03-06 06:21
nfs_mount.h	2.09 KB	-rw-r--r--	2025-03-06 06:21
nfsacl.h	718 B	-rw-r--r--	2025-03-06 06:21
nilfs2_api.h	7.41 KB	-rw-r--r--	2025-03-06 06:21
nilfs2_ondisk.h	17.66 KB	-rw-r--r--	2025-03-06 06:21
nitro_enclaves.h	12.85 KB	-rw-r--r--	2025-03-06 06:21
nl80211-vnd-intel.h	4.49 KB	-rw-r--r--	2025-03-06 06:21
nl80211.h	323.28 KB	-rw-r--r--	2025-03-06 06:21
nsfs.h	639 B	-rw-r--r--	2025-03-06 06:21
nubus.h	8 KB	-rw-r--r--	2025-03-06 06:21
nvme_ioctl.h	2.43 KB	-rw-r--r--	2025-03-06 06:21
nvram.h	532 B	-rw-r--r--	2025-03-06 06:21
omap3isp.h	20.45 KB	-rw-r--r--	2025-03-06 06:21
omapfb.h	5.78 KB	-rw-r--r--	2025-03-06 06:21
oom.h	511 B	-rw-r--r--	2025-03-06 06:21
openat2.h	1.42 KB	-rw-r--r--	2025-03-06 06:21
openvswitch.h	39.52 KB	-rw-r--r--	2025-03-06 06:21
packet_diag.h	1.63 KB	-rw-r--r--	2025-03-06 06:21
param.h	141 B	-rw-r--r--	2025-03-06 06:21
parport.h	3.56 KB	-rw-r--r--	2025-03-06 06:21
patchkey.h	892 B	-rw-r--r--	2025-03-06 06:21
pci.h	1.35 KB	-rw-r--r--	2025-03-06 06:21
pci_regs.h	59.16 KB	-rw-r--r--	2025-03-06 06:21
pcitest.h	878 B	-rw-r--r--	2025-03-06 06:21
perf_event.h	41.64 KB	-rw-r--r--	2025-03-06 06:21
personality.h	2.05 KB	-rw-r--r--	2025-03-06 06:21
pfkeyv2.h	10.39 KB	-rw-r--r--	2025-03-06 06:21
pfrut.h	7.8 KB	-rw-r--r--	2025-03-06 06:21
pg.h	2.34 KB	-rw-r--r--	2025-03-06 06:21
phantom.h	1.62 KB	-rw-r--r--	2025-03-06 06:21
phonet.h	4.57 KB	-rw-r--r--	2025-03-06 06:21
pidfd.h	256 B	-rw-r--r--	2025-03-06 06:21
pkt_cls.h	18.42 KB	-rw-r--r--	2025-03-06 06:21
pkt_sched.h	29.74 KB	-rw-r--r--	2025-03-06 06:21
pktcdvd.h	2.62 KB	-rw-r--r--	2025-03-06 06:21
pmu.h	5.32 KB	-rw-r--r--	2025-03-06 06:21
poll.h	22 B	-rw-r--r--	2025-03-06 06:21
posix_acl.h	1.22 KB	-rw-r--r--	2025-03-06 06:21
posix_acl_xattr.h	1.09 KB	-rw-r--r--	2025-03-06 06:21
posix_types.h	1.07 KB	-rw-r--r--	2025-03-06 06:21
ppdev.h	3.21 KB	-rw-r--r--	2025-03-06 06:21
ppp-comp.h	2.47 KB	-rw-r--r--	2025-03-06 06:21
ppp-ioctl.h	5.59 KB	-rw-r--r--	2025-03-06 06:21
ppp_defs.h	5.43 KB	-rw-r--r--	2025-03-06 06:21
pps.h	4.62 KB	-rw-r--r--	2025-03-06 06:21
pr.h	1.05 KB	-rw-r--r--	2025-03-06 06:21
prctl.h	9.79 KB	-rw-r--r--	2025-03-06 06:21
psample.h	2.22 KB	-rw-r--r--	2025-03-06 06:21
psci.h	5.02 KB	-rw-r--r--	2025-03-06 06:21
psp-sev.h	4.36 KB	-rw-r--r--	2025-03-06 06:21
ptp_clock.h	7.28 KB	-rw-r--r--	2025-03-06 06:21
ptrace.h	4.29 KB	-rw-r--r--	2025-03-06 06:21
qemu_fw_cfg.h	2.41 KB	-rw-r--r--	2025-03-06 06:21
qnx4_fs.h	2.27 KB	-rw-r--r--	2025-03-06 06:21
qnxtypes.h	624 B	-rw-r--r--	2025-03-06 06:21
qrtr.h	893 B	-rw-r--r--	2025-03-06 06:21
quota.h	6.14 KB	-rw-r--r--	2025-03-06 06:21
radeonfb.h	360 B	-rw-r--r--	2025-03-06 06:21
random.h	1.38 KB	-rw-r--r--	2025-03-06 06:21
rds.h	10.91 KB	-rw-r--r--	2025-03-06 06:21
reboot.h	1.31 KB	-rw-r--r--	2025-03-06 06:21
reiserfs_fs.h	775 B	-rw-r--r--	2025-03-06 06:21
reiserfs_xattr.h	542 B	-rw-r--r--	2025-03-06 06:21
remoteproc_cdev.h	1.08 KB	-rw-r--r--	2025-03-06 06:21
resource.h	2.53 KB	-rw-r--r--	2025-03-06 06:21
rfkill.h	6.45 KB	-rw-r--r--	2025-03-06 06:21
rio_cm_cdev.h	3.17 KB	-rw-r--r--	2025-03-06 06:21
rio_mport_cdev.h	9.11 KB	-rw-r--r--	2025-03-06 06:21
rkisp1-config.h	33.39 KB	-rw-r--r--	2025-03-06 06:21
romfs_fs.h	1.21 KB	-rw-r--r--	2025-03-06 06:21
rose.h	2.18 KB	-rw-r--r--	2025-03-06 06:21
route.h	2.28 KB	-rw-r--r--	2025-03-06 06:21
rpl.h	814 B	-rw-r--r--	2025-03-06 06:21
rpl_iptunnel.h	424 B	-rw-r--r--	2025-03-06 06:21
rpmsg.h	1.03 KB	-rw-r--r--	2025-03-06 06:21
rpmsg_types.h	288 B	-rw-r--r--	2025-03-06 06:21
rseq.h	4.6 KB	-rw-r--r--	2025-03-06 06:21
rtc.h	5.19 KB	-rw-r--r--	2025-03-06 06:21
rtnetlink.h	20.71 KB	-rw-r--r--	2025-03-06 06:21
rxrpc.h	4.81 KB	-rw-r--r--	2025-03-06 06:21
scc.h	4.52 KB	-rw-r--r--	2025-03-06 06:21
sched.h	6.12 KB	-rw-r--r--	2025-03-06 06:21
scif_ioctl.h	6.23 KB	-rw-r--r--	2025-03-06 06:21
screen_info.h	2.42 KB	-rw-r--r--	2025-03-06 06:21
sctp.h	35.15 KB	-rw-r--r--	2025-03-06 06:21
seccomp.h	5.74 KB	-rw-r--r--	2025-03-06 06:21
securebits.h	2.64 KB	-rw-r--r--	2025-03-06 06:21
sed-opal.h	4.03 KB	-rw-r--r--	2025-03-06 06:21
seg6.h	1.14 KB	-rw-r--r--	2025-03-06 06:21
seg6_genl.h	589 B	-rw-r--r--	2025-03-06 06:21
seg6_hmac.h	423 B	-rw-r--r--	2025-03-06 06:21
seg6_iptunnel.h	983 B	-rw-r--r--	2025-03-06 06:21
seg6_local.h	3.78 KB	-rw-r--r--	2025-03-06 06:21
selinux_netlink.h	1.17 KB	-rw-r--r--	2025-03-06 06:21
sem.h	2.98 KB	-rw-r--r--	2025-03-06 06:21
serial.h	4.08 KB	-rw-r--r--	2025-03-06 06:21
serial_core.h	5.93 KB	-rw-r--r--	2025-03-06 06:21
serial_reg.h	15.23 KB	-rw-r--r--	2025-03-06 06:21
serio.h	2.05 KB	-rw-r--r--	2025-03-06 06:21
sev-guest.h	2.25 KB	-rw-r--r--	2025-03-06 06:21
shm.h	3.71 KB	-rw-r--r--	2025-03-06 06:21
signal.h	388 B	-rw-r--r--	2025-03-06 06:21
signalfd.h	1.2 KB	-rw-r--r--	2025-03-06 06:21
smc.h	8.31 KB	-rw-r--r--	2025-03-06 06:21
smc_diag.h	2.77 KB	-rw-r--r--	2025-03-06 06:21
smiapp.h	1.03 KB	-rw-r--r--	2025-03-06 06:21
snmp.h	13.88 KB	-rw-r--r--	2025-03-06 06:21
sock_diag.h	1.27 KB	-rw-r--r--	2025-03-06 06:21
socket.h	1.02 KB	-rw-r--r--	2025-03-06 06:21
sockios.h	6.69 KB	-rw-r--r--	2025-03-06 06:21
sonet.h	2.24 KB	-rw-r--r--	2025-03-06 06:21
sonypi.h	5.18 KB	-rw-r--r--	2025-03-06 06:21
sound.h	1.21 KB	-rw-r--r--	2025-03-06 06:21
soundcard.h	44.97 KB	-rw-r--r--	2025-03-06 06:21
stat.h	6.77 KB	-rw-r--r--	2025-03-06 06:21
stddef.h	1.71 KB	-rw-r--r--	2025-03-06 06:21
stm.h	1.24 KB	-rw-r--r--	2025-03-06 06:21
string.h	238 B	-rw-r--r--	2025-03-06 06:21
suspend_ioctls.h	1.4 KB	-rw-r--r--	2025-03-06 06:21
swab.h	6.78 KB	-rw-r--r--	2025-03-06 06:21
switchtec_ioctl.h	5.14 KB	-rw-r--r--	2025-03-06 06:21
sync_file.h	2.82 KB	-rw-r--r--	2025-03-06 06:21
synclink.h	8.77 KB	-rw-r--r--	2025-03-06 06:21
sysctl.h	25.42 KB	-rw-r--r--	2025-03-06 06:21
sysinfo.h	1.02 KB	-rw-r--r--	2025-03-06 06:21
target_core_user.h	4.52 KB	-rw-r--r--	2025-03-06 06:21
taskstats.h	8.04 KB	-rw-r--r--	2025-03-06 06:21
tcp.h	11.65 KB	-rw-r--r--	2025-03-06 06:21
tcp_metrics.h	1.51 KB	-rw-r--r--	2025-03-06 06:21
tee.h	13.09 KB	-rw-r--r--	2025-03-06 06:21
termios.h	172 B	-rw-r--r--	2025-03-06 06:21
thermal.h	3.23 KB	-rw-r--r--	2025-03-06 06:21
time.h	1.71 KB	-rw-r--r--	2025-03-06 06:21
time_types.h	1.24 KB	-rw-r--r--	2025-03-06 06:21
timerfd.h	936 B	-rw-r--r--	2025-03-06 06:21
times.h	278 B	-rw-r--r--	2025-03-06 06:21
timex.h	7.63 KB	-rw-r--r--	2025-03-06 06:21
tiocl.h	1.69 KB	-rw-r--r--	2025-03-06 06:21
tipc.h	8.62 KB	-rw-r--r--	2025-03-06 06:21
tipc_config.h	14.57 KB	-rw-r--r--	2025-03-06 06:21
tipc_netlink.h	9.17 KB	-rw-r--r--	2025-03-06 06:21
tipc_sockets_diag.h	468 B	-rw-r--r--	2025-03-06 06:21
tls.h	7.06 KB	-rw-r--r--	2025-03-06 06:21
toshiba.h	1.88 KB	-rw-r--r--	2025-03-06 06:21
tty.h	1.74 KB	-rw-r--r--	2025-03-06 06:21
tty_flags.h	4.4 KB	-rw-r--r--	2025-03-06 06:21
types.h	1.58 KB	-rw-r--r--	2025-03-06 06:21
ublk_cmd.h	5.83 KB	-rw-r--r--	2025-03-06 06:21
udf_fs_i.h	697 B	-rw-r--r--	2025-03-06 06:21
udmabuf.h	643 B	-rw-r--r--	2025-03-06 06:21
udp.h	1.65 KB	-rw-r--r--	2025-03-06 06:21
uhid.h	4.54 KB	-rw-r--r--	2025-03-06 06:21
uinput.h	9.04 KB	-rw-r--r--	2025-03-06 06:21
uio.h	732 B	-rw-r--r--	2025-03-06 06:21
uleds.h	798 B	-rw-r--r--	2025-03-06 06:21
ultrasound.h	4.46 KB	-rw-r--r--	2025-03-06 06:21
um_timetravel.h	3.87 KB	-rw-r--r--	2025-03-06 06:21
un.h	384 B	-rw-r--r--	2025-03-06 06:21
unistd.h	220 B	-rw-r--r--	2025-03-06 06:21
unix_diag.h	1.3 KB	-rw-r--r--	2025-03-06 06:21
usbdevice_fs.h	8.12 KB	-rw-r--r--	2025-03-06 06:21
usbip.h	1.47 KB	-rw-r--r--	2025-03-06 06:21
userfaultfd.h	9.5 KB	-rw-r--r--	2025-03-06 06:21
userio.h	1.48 KB	-rw-r--r--	2025-03-06 06:21
utime.h	223 B	-rw-r--r--	2025-03-06 06:21
utsname.h	669 B	-rw-r--r--	2025-03-06 06:21
uuid.h	992 B	-rw-r--r--	2025-03-06 06:21
uvcvideo.h	2.52 KB	-rw-r--r--	2025-03-06 06:21
v4l2-common.h	4.08 KB	-rw-r--r--	2025-03-06 06:21
v4l2-controls.h	117.88 KB	-rw-r--r--	2025-03-06 06:21
v4l2-dv-timings.h	30.82 KB	-rw-r--r--	2025-03-06 06:21
v4l2-mediabus.h	5.29 KB	-rw-r--r--	2025-03-06 06:21
v4l2-subdev.h	7.6 KB	-rw-r--r--	2025-03-06 06:21
vbox_err.h	7.09 KB	-rw-r--r--	2025-03-06 06:21
vbox_vmmdev_types.h	11.38 KB	-rw-r--r--	2025-03-06 06:21
vboxguest.h	9.15 KB	-rw-r--r--	2025-03-06 06:21
vdpa.h	1.79 KB	-rw-r--r--	2025-03-06 06:21
vduse.h	9.58 KB	-rw-r--r--	2025-03-06 06:21
version.h	217 B	-rw-r--r--	2025-03-06 06:21
veth.h	224 B	-rw-r--r--	2025-03-06 06:21
vfio.h	56.72 KB	-rw-r--r--	2025-03-06 06:21
vfio_ccw.h	1.29 KB	-rw-r--r--	2025-03-06 06:21
vfio_zdev.h	2.48 KB	-rw-r--r--	2025-03-06 06:21
vhost.h	7.53 KB	-rw-r--r--	2025-03-06 06:21
vhost_types.h	4.23 KB	-rw-r--r--	2025-03-06 06:21
videodev2.h	95.44 KB	-rw-r--r--	2025-03-06 06:21
virtio_9p.h	2 KB	-rw-r--r--	2025-03-06 06:21
virtio_balloon.h	5.16 KB	-rw-r--r--	2025-03-06 06:21
virtio_blk.h	7.25 KB	-rw-r--r--	2025-03-06 06:21
virtio_bt.h	772 B	-rw-r--r--	2025-03-06 06:21
virtio_config.h	4.19 KB	-rw-r--r--	2025-03-06 06:21
virtio_console.h	3.08 KB	-rw-r--r--	2025-03-06 06:21
virtio_crypto.h	16.09 KB	-rw-r--r--	2025-03-06 06:21
virtio_fs.h	573 B	-rw-r--r--	2025-03-06 06:21
virtio_gpio.h	1.67 KB	-rw-r--r--	2025-03-06 06:21
virtio_gpu.h	11.19 KB	-rw-r--r--	2025-03-06 06:21
virtio_i2c.h	1.16 KB	-rw-r--r--	2025-03-06 06:21
virtio_ids.h	4.2 KB	-rw-r--r--	2025-03-06 06:21
virtio_input.h	2.46 KB	-rw-r--r--	2025-03-06 06:21
virtio_iommu.h	3.84 KB	-rw-r--r--	2025-03-06 06:21
virtio_mem.h	6.99 KB	-rw-r--r--	2025-03-06 06:21
virtio_mmio.h	4.85 KB	-rw-r--r--	2025-03-06 06:21
virtio_net.h	14.38 KB	-rw-r--r--	2025-03-06 06:21
virtio_pci.h	7.3 KB	-rw-r--r--	2025-03-06 06:21
virtio_pcidev.h	2.39 KB	-rw-r--r--	2025-03-06 06:21
virtio_pmem.h	641 B	-rw-r--r--	2025-03-06 06:21
virtio_ring.h	8.52 KB	-rw-r--r--	2025-03-06 06:21
virtio_rng.h	265 B	-rw-r--r--	2025-03-06 06:21
virtio_scmi.h	637 B	-rw-r--r--	2025-03-06 06:21
virtio_scsi.h	5.94 KB	-rw-r--r--	2025-03-06 06:21
virtio_snd.h	9.09 KB	-rw-r--r--	2025-03-06 06:21
virtio_types.h	2.1 KB	-rw-r--r--	2025-03-06 06:21
virtio_vsock.h	3.27 KB	-rw-r--r--	2025-03-06 06:21
vm_sockets.h	7.18 KB	-rw-r--r--	2025-03-06 06:21
vm_sockets_diag.h	963 B	-rw-r--r--	2025-03-06 06:21
vmcore.h	455 B	-rw-r--r--	2025-03-06 06:21
vsockmon.h	1.84 KB	-rw-r--r--	2025-03-06 06:21
vt.h	2.99 KB	-rw-r--r--	2025-03-06 06:21
vtpm_proxy.h	1.68 KB	-rw-r--r--	2025-03-06 06:21
wait.h	682 B	-rw-r--r--	2025-03-06 06:21
watch_queue.h	3.41 KB	-rw-r--r--	2025-03-06 06:21
watchdog.h	2.28 KB	-rw-r--r--	2025-03-06 06:21
wireguard.h	7.57 KB	-rw-r--r--	2025-03-06 06:21
wireless.h	41.7 KB	-rw-r--r--	2025-03-06 06:21
wmi.h	1.72 KB	-rw-r--r--	2025-03-06 06:21
wwan.h	295 B	-rw-r--r--	2025-03-06 06:21
x25.h	3.48 KB	-rw-r--r--	2025-03-06 06:21
xattr.h	2.95 KB	-rw-r--r--	2025-03-06 06:21
xdp_diag.h	1.43 KB	-rw-r--r--	2025-03-06 06:21
xfrm.h	12.1 KB	-rw-r--r--	2025-03-06 06:21
xilinx-v4l2-controls.h	2.91 KB	-rw-r--r--	2025-03-06 06:21
zorro.h	3.22 KB	-rw-r--r--	2025-03-06 06:21
zorro_ids.h	29.36 KB	-rw-r--r--	2025-03-06 06:21

Rename

/* SPDX-License-Identifier: GPL-1.0+ WITH Linux-syscall-note */
/*
 * include/linux/serial_reg.h
 *
 * Copyright (C) 1992, 1994 by Theodore Ts'o.
 * 
 * Redistribution of this file is permitted under the terms of the GNU 
 * Public License (GPL)
 * 
 * These are the UART port assignments, expressed as offsets from the base
 * register.  These assignments should hold for any serial port based on
 * a 8250, 16450, or 16550(A).
 */

#ifndef _LINUX_SERIAL_REG_H
#define _LINUX_SERIAL_REG_H

/*
 * DLAB=0
 */
#define UART_RX		0	/* In:  Receive buffer */
#define UART_TX		0	/* Out: Transmit buffer */

#define UART_IER	1	/* Out: Interrupt Enable Register */
#define UART_IER_MSI		0x08 /* Enable Modem status interrupt */
#define UART_IER_RLSI		0x04 /* Enable receiver line status interrupt */
#define UART_IER_THRI		0x02 /* Enable Transmitter holding register int. */
#define UART_IER_RDI		0x01 /* Enable receiver data interrupt */
/*
 * Sleep mode for ST16650 and TI16750.  For the ST16650, EFR[4]=1
 */
#define UART_IERX_SLEEP		0x10 /* Enable sleep mode */

#define UART_IIR	2	/* In:  Interrupt ID Register */
#define UART_IIR_NO_INT		0x01 /* No interrupts pending */
#define UART_IIR_ID		0x0e /* Mask for the interrupt ID */
#define UART_IIR_MSI		0x00 /* Modem status interrupt */
#define UART_IIR_THRI		0x02 /* Transmitter holding register empty */
#define UART_IIR_RDI		0x04 /* Receiver data interrupt */
#define UART_IIR_RLSI		0x06 /* Receiver line status interrupt */

#define UART_IIR_BUSY		0x07 /* DesignWare APB Busy Detect */

#define UART_IIR_RX_TIMEOUT	0x0c /* OMAP RX Timeout interrupt */
#define UART_IIR_XOFF		0x10 /* OMAP XOFF/Special Character */
#define UART_IIR_CTS_RTS_DSR	0x20 /* OMAP CTS/RTS/DSR Change */

#define UART_FCR	2	/* Out: FIFO Control Register */
#define UART_FCR_ENABLE_FIFO	0x01 /* Enable the FIFO */
#define UART_FCR_CLEAR_RCVR	0x02 /* Clear the RCVR FIFO */
#define UART_FCR_CLEAR_XMIT	0x04 /* Clear the XMIT FIFO */
#define UART_FCR_DMA_SELECT	0x08 /* For DMA applications */
/*
 * Note: The FIFO trigger levels are chip specific:
 *	RX:76 = 00  01  10  11	TX:54 = 00  01  10  11
 * PC16550D:	 1   4   8  14		xx  xx  xx  xx
 * TI16C550A:	 1   4   8  14          xx  xx  xx  xx
 * TI16C550C:	 1   4   8  14          xx  xx  xx  xx
 * ST16C550:	 1   4   8  14		xx  xx  xx  xx
 * ST16C650:	 8  16  24  28		16   8  24  30	PORT_16650V2
 * NS16C552:	 1   4   8  14		xx  xx  xx  xx
 * ST16C654:	 8  16  56  60		 8  16  32  56	PORT_16654
 * TI16C750:	 1  16  32  56		xx  xx  xx  xx	PORT_16750
 * TI16C752:	 8  16  56  60		 8  16  32  56
 * OX16C950:	16  32 112 120		16  32  64 112	PORT_16C950
 * Tegra:	 1   4   8  14		16   8   4   1	PORT_TEGRA
 */
#define UART_FCR_R_TRIG_00	0x00
#define UART_FCR_R_TRIG_01	0x40
#define UART_FCR_R_TRIG_10	0x80
#define UART_FCR_R_TRIG_11	0xc0
#define UART_FCR_T_TRIG_00	0x00
#define UART_FCR_T_TRIG_01	0x10
#define UART_FCR_T_TRIG_10	0x20
#define UART_FCR_T_TRIG_11	0x30

#define UART_FCR_TRIGGER_MASK	0xC0 /* Mask for the FIFO trigger range */
#define UART_FCR_TRIGGER_1	0x00 /* Mask for trigger set at 1 */
#define UART_FCR_TRIGGER_4	0x40 /* Mask for trigger set at 4 */
#define UART_FCR_TRIGGER_8	0x80 /* Mask for trigger set at 8 */
#define UART_FCR_TRIGGER_14	0xC0 /* Mask for trigger set at 14 */
/* 16650 definitions */
#define UART_FCR6_R_TRIGGER_8	0x00 /* Mask for receive trigger set at 1 */
#define UART_FCR6_R_TRIGGER_16	0x40 /* Mask for receive trigger set at 4 */
#define UART_FCR6_R_TRIGGER_24  0x80 /* Mask for receive trigger set at 8 */
#define UART_FCR6_R_TRIGGER_28	0xC0 /* Mask for receive trigger set at 14 */
#define UART_FCR6_T_TRIGGER_16	0x00 /* Mask for transmit trigger set at 16 */
#define UART_FCR6_T_TRIGGER_8	0x10 /* Mask for transmit trigger set at 8 */
#define UART_FCR6_T_TRIGGER_24  0x20 /* Mask for transmit trigger set at 24 */
#define UART_FCR6_T_TRIGGER_30	0x30 /* Mask for transmit trigger set at 30 */
#define UART_FCR7_64BYTE	0x20 /* Go into 64 byte mode (TI16C750 and
					some Freescale UARTs) */

#define UART_FCR_R_TRIG_SHIFT		6
#define UART_FCR_R_TRIG_BITS(x)		\
	(((x) & UART_FCR_TRIGGER_MASK) >> UART_FCR_R_TRIG_SHIFT)
#define UART_FCR_R_TRIG_MAX_STATE	4

#define UART_LCR	3	/* Out: Line Control Register */
/*
 * Note: if the word length is 5 bits (UART_LCR_WLEN5), then setting 
 * UART_LCR_STOP will select 1.5 stop bits, not 2 stop bits.
 */
#define UART_LCR_DLAB		0x80 /* Divisor latch access bit */
#define UART_LCR_SBC		0x40 /* Set break control */
#define UART_LCR_SPAR		0x20 /* Stick parity (?) */
#define UART_LCR_EPAR		0x10 /* Even parity select */
#define UART_LCR_PARITY		0x08 /* Parity Enable */
#define UART_LCR_STOP		0x04 /* Stop bits: 0=1 bit, 1=2 bits */
#define UART_LCR_WLEN5		0x00 /* Wordlength: 5 bits */
#define UART_LCR_WLEN6		0x01 /* Wordlength: 6 bits */
#define UART_LCR_WLEN7		0x02 /* Wordlength: 7 bits */
#define UART_LCR_WLEN8		0x03 /* Wordlength: 8 bits */

/*
 * Access to some registers depends on register access / configuration
 * mode.
 */
#define UART_LCR_CONF_MODE_A	UART_LCR_DLAB	/* Configutation mode A */
#define UART_LCR_CONF_MODE_B	0xBF		/* Configutation mode B */

#define UART_MCR	4	/* Out: Modem Control Register */
#define UART_MCR_CLKSEL		0x80 /* Divide clock by 4 (TI16C752, EFR[4]=1) */
#define UART_MCR_TCRTLR		0x40 /* Access TCR/TLR (TI16C752, EFR[4]=1) */
#define UART_MCR_XONANY		0x20 /* Enable Xon Any (TI16C752, EFR[4]=1) */
#define UART_MCR_AFE		0x20 /* Enable auto-RTS/CTS (TI16C550C/TI16C750) */
#define UART_MCR_LOOP		0x10 /* Enable loopback test mode */
#define UART_MCR_OUT2		0x08 /* Out2 complement */
#define UART_MCR_OUT1		0x04 /* Out1 complement */
#define UART_MCR_RTS		0x02 /* RTS complement */
#define UART_MCR_DTR		0x01 /* DTR complement */

#define UART_LSR	5	/* In:  Line Status Register */
#define UART_LSR_FIFOE		0x80 /* Fifo error */
#define UART_LSR_TEMT		0x40 /* Transmitter empty */
#define UART_LSR_THRE		0x20 /* Transmit-hold-register empty */
#define UART_LSR_BI		0x10 /* Break interrupt indicator */
#define UART_LSR_FE		0x08 /* Frame error indicator */
#define UART_LSR_PE		0x04 /* Parity error indicator */
#define UART_LSR_OE		0x02 /* Overrun error indicator */
#define UART_LSR_DR		0x01 /* Receiver data ready */
#define UART_LSR_BRK_ERROR_BITS	(UART_LSR_BI|UART_LSR_FE|UART_LSR_PE|UART_LSR_OE)

#define UART_MSR	6	/* In:  Modem Status Register */
#define UART_MSR_DCD		0x80 /* Data Carrier Detect */
#define UART_MSR_RI		0x40 /* Ring Indicator */
#define UART_MSR_DSR		0x20 /* Data Set Ready */
#define UART_MSR_CTS		0x10 /* Clear to Send */
#define UART_MSR_DDCD		0x08 /* Delta DCD */
#define UART_MSR_TERI		0x04 /* Trailing edge ring indicator */
#define UART_MSR_DDSR		0x02 /* Delta DSR */
#define UART_MSR_DCTS		0x01 /* Delta CTS */
#define UART_MSR_ANY_DELTA	(UART_MSR_DDCD|UART_MSR_TERI|UART_MSR_DDSR|UART_MSR_DCTS)

#define UART_SCR	7	/* I/O: Scratch Register */

/*
 * DLAB=1
 */
#define UART_DLL	0	/* Out: Divisor Latch Low */
#define UART_DLM	1	/* Out: Divisor Latch High */
#define UART_DIV_MAX	0xFFFF	/* Max divisor value */

/*
 * LCR=0xBF (or DLAB=1 for 16C660)
 */
#define UART_EFR	2	/* I/O: Extended Features Register */
#define UART_XR_EFR	9	/* I/O: Extended Features Register (XR17D15x) */
#define UART_EFR_CTS		0x80 /* CTS flow control */
#define UART_EFR_RTS		0x40 /* RTS flow control */
#define UART_EFR_SCD		0x20 /* Special character detect */
#define UART_EFR_ECB		0x10 /* Enhanced control bit */
/*
 * the low four bits control software flow control
 */

/*
 * LCR=0xBF, TI16C752, ST16650, ST16650A, ST16654
 */
#define UART_XON1	4	/* I/O: Xon character 1 */
#define UART_XON2	5	/* I/O: Xon character 2 */
#define UART_XOFF1	6	/* I/O: Xoff character 1 */
#define UART_XOFF2	7	/* I/O: Xoff character 2 */

/*
 * EFR[4]=1 MCR[6]=1, TI16C752
 */
#define UART_TI752_TCR	6	/* I/O: transmission control register */
#define UART_TI752_TLR	7	/* I/O: trigger level register */

/*
 * LCR=0xBF, XR16C85x
 */
#define UART_TRG	0	/* FCTR bit 7 selects Rx or Tx
				 * In: Fifo count
				 * Out: Fifo custom trigger levels */
/*
 * These are the definitions for the Programmable Trigger Register
 */
#define UART_TRG_1		0x01
#define UART_TRG_4		0x04
#define UART_TRG_8		0x08
#define UART_TRG_16		0x10
#define UART_TRG_32		0x20
#define UART_TRG_64		0x40
#define UART_TRG_96		0x60
#define UART_TRG_120		0x78
#define UART_TRG_128		0x80

#define UART_FCTR	1	/* Feature Control Register */
#define UART_FCTR_RTS_NODELAY	0x00  /* RTS flow control delay */
#define UART_FCTR_RTS_4DELAY	0x01
#define UART_FCTR_RTS_6DELAY	0x02
#define UART_FCTR_RTS_8DELAY	0x03
#define UART_FCTR_IRDA		0x04  /* IrDa data encode select */
#define UART_FCTR_TX_INT	0x08  /* Tx interrupt type select */
#define UART_FCTR_TRGA		0x00  /* Tx/Rx 550 trigger table select */
#define UART_FCTR_TRGB		0x10  /* Tx/Rx 650 trigger table select */
#define UART_FCTR_TRGC		0x20  /* Tx/Rx 654 trigger table select */
#define UART_FCTR_TRGD		0x30  /* Tx/Rx 850 programmable trigger select */
#define UART_FCTR_SCR_SWAP	0x40  /* Scratch pad register swap */
#define UART_FCTR_RX		0x00  /* Programmable trigger mode select */
#define UART_FCTR_TX		0x80  /* Programmable trigger mode select */

/*
 * LCR=0xBF, FCTR[6]=1
 */
#define UART_EMSR	7	/* Extended Mode Select Register */
#define UART_EMSR_FIFO_COUNT	0x01  /* Rx/Tx select */
#define UART_EMSR_ALT_COUNT	0x02  /* Alternating count select */

/*
 * The Intel XScale on-chip UARTs define these bits
 */
#define UART_IER_DMAE	0x80	/* DMA Requests Enable */
#define UART_IER_UUE	0x40	/* UART Unit Enable */
#define UART_IER_NRZE	0x20	/* NRZ coding Enable */
#define UART_IER_RTOIE	0x10	/* Receiver Time Out Interrupt Enable */

#define UART_IIR_TOD	0x08	/* Character Timeout Indication Detected */

#define UART_FCR_PXAR1	0x00	/* receive FIFO threshold = 1 */
#define UART_FCR_PXAR8	0x40	/* receive FIFO threshold = 8 */
#define UART_FCR_PXAR16	0x80	/* receive FIFO threshold = 16 */
#define UART_FCR_PXAR32	0xc0	/* receive FIFO threshold = 32 */

/*
 * These register definitions are for the 16C950
 */
#define UART_ASR	0x01	/* Additional Status Register */
#define UART_RFL	0x03	/* Receiver FIFO level */
#define UART_TFL 	0x04	/* Transmitter FIFO level */
#define UART_ICR	0x05	/* Index Control Register */

/* The 16950 ICR registers */
#define UART_ACR	0x00	/* Additional Control Register */
#define UART_CPR	0x01	/* Clock Prescalar Register */
#define UART_TCR	0x02	/* Times Clock Register */
#define UART_CKS	0x03	/* Clock Select Register */
#define UART_TTL	0x04	/* Transmitter Interrupt Trigger Level */
#define UART_RTL	0x05	/* Receiver Interrupt Trigger Level */
#define UART_FCL	0x06	/* Flow Control Level Lower */
#define UART_FCH	0x07	/* Flow Control Level Higher */
#define UART_ID1	0x08	/* ID #1 */
#define UART_ID2	0x09	/* ID #2 */
#define UART_ID3	0x0A	/* ID #3 */
#define UART_REV	0x0B	/* Revision */
#define UART_CSR	0x0C	/* Channel Software Reset */
#define UART_NMR	0x0D	/* Nine-bit Mode Register */
#define UART_CTR	0xFF

/*
 * The 16C950 Additional Control Register
 */
#define UART_ACR_RXDIS	0x01	/* Receiver disable */
#define UART_ACR_TXDIS	0x02	/* Transmitter disable */
#define UART_ACR_DSRFC	0x04	/* DSR Flow Control */
#define UART_ACR_TLENB	0x20	/* 950 trigger levels enable */
#define UART_ACR_ICRRD	0x40	/* ICR Read enable */
#define UART_ACR_ASREN	0x80	/* Additional status enable */

/*
 * These definitions are for the RSA-DV II/S card, from
 *
 * Kiyokazu SUTO <suto@ks-and-ks.ne.jp>
 */

#define UART_RSA_BASE (-8)

#define UART_RSA_MSR ((UART_RSA_BASE) + 0) /* I/O: Mode Select Register */

#define UART_RSA_MSR_SWAP (1 << 0) /* Swap low/high 8 bytes in I/O port addr */
#define UART_RSA_MSR_FIFO (1 << 2) /* Enable the external FIFO */
#define UART_RSA_MSR_FLOW (1 << 3) /* Enable the auto RTS/CTS flow control */
#define UART_RSA_MSR_ITYP (1 << 4) /* Level (1) / Edge triger (0) */

#define UART_RSA_IER ((UART_RSA_BASE) + 1) /* I/O: Interrupt Enable Register */

#define UART_RSA_IER_Rx_FIFO_H (1 << 0) /* Enable Rx FIFO half full int. */
#define UART_RSA_IER_Tx_FIFO_H (1 << 1) /* Enable Tx FIFO half full int. */
#define UART_RSA_IER_Tx_FIFO_E (1 << 2) /* Enable Tx FIFO empty int. */
#define UART_RSA_IER_Rx_TOUT (1 << 3) /* Enable char receive timeout int */
#define UART_RSA_IER_TIMER (1 << 4) /* Enable timer interrupt */

#define UART_RSA_SRR ((UART_RSA_BASE) + 2) /* IN: Status Read Register */

#define UART_RSA_SRR_Tx_FIFO_NEMP (1 << 0) /* Tx FIFO is not empty (1) */
#define UART_RSA_SRR_Tx_FIFO_NHFL (1 << 1) /* Tx FIFO is not half full (1) */
#define UART_RSA_SRR_Tx_FIFO_NFUL (1 << 2) /* Tx FIFO is not full (1) */
#define UART_RSA_SRR_Rx_FIFO_NEMP (1 << 3) /* Rx FIFO is not empty (1) */
#define UART_RSA_SRR_Rx_FIFO_NHFL (1 << 4) /* Rx FIFO is not half full (1) */
#define UART_RSA_SRR_Rx_FIFO_NFUL (1 << 5) /* Rx FIFO is not full (1) */
#define UART_RSA_SRR_Rx_TOUT (1 << 6) /* Character reception timeout occurred (1) */
#define UART_RSA_SRR_TIMER (1 << 7) /* Timer interrupt occurred */

#define UART_RSA_FRR ((UART_RSA_BASE) + 2) /* OUT: FIFO Reset Register */

#define UART_RSA_TIVSR ((UART_RSA_BASE) + 3) /* I/O: Timer Interval Value Set Register */

#define UART_RSA_TCR ((UART_RSA_BASE) + 4) /* OUT: Timer Control Register */

#define UART_RSA_TCR_SWITCH (1 << 0) /* Timer on */

/*
 * The RSA DSV/II board has two fixed clock frequencies.  One is the
 * standard rate, and the other is 8 times faster.
 */
#define SERIAL_RSA_BAUD_BASE (921600)
#define SERIAL_RSA_BAUD_BASE_LO (SERIAL_RSA_BAUD_BASE / 8)

/* Extra registers for TI DA8xx/66AK2x */
#define UART_DA830_PWREMU_MGMT	12

/* PWREMU_MGMT register bits */
#define UART_DA830_PWREMU_MGMT_FREE	(1 << 0)  /* Free-running mode */
#define UART_DA830_PWREMU_MGMT_URRST	(1 << 13) /* Receiver reset/enable */
#define UART_DA830_PWREMU_MGMT_UTRST	(1 << 14) /* Transmitter reset/enable */

/*
 * Extra serial register definitions for the internal UARTs
 * in TI OMAP processors.
 */
#define OMAP1_UART1_BASE	0xfffb0000
#define OMAP1_UART2_BASE	0xfffb0800
#define OMAP1_UART3_BASE	0xfffb9800
#define UART_OMAP_MDR1		0x08	/* Mode definition register */
#define UART_OMAP_MDR2		0x09	/* Mode definition register 2 */
#define UART_OMAP_SCR		0x10	/* Supplementary control register */
#define UART_OMAP_SSR		0x11	/* Supplementary status register */
#define UART_OMAP_EBLR		0x12	/* BOF length register */
#define UART_OMAP_OSC_12M_SEL	0x13	/* OMAP1510 12MHz osc select */
#define UART_OMAP_MVER		0x14	/* Module version register */
#define UART_OMAP_SYSC		0x15	/* System configuration register */
#define UART_OMAP_SYSS		0x16	/* System status register */
#define UART_OMAP_WER		0x17	/* Wake-up enable register */
#define UART_OMAP_TX_LVL	0x1a	/* TX FIFO level register */

/*
 * These are the definitions for the MDR1 register
 */
#define UART_OMAP_MDR1_16X_MODE		0x00	/* UART 16x mode */
#define UART_OMAP_MDR1_SIR_MODE		0x01	/* SIR mode */
#define UART_OMAP_MDR1_16X_ABAUD_MODE	0x02	/* UART 16x auto-baud */
#define UART_OMAP_MDR1_13X_MODE		0x03	/* UART 13x mode */
#define UART_OMAP_MDR1_MIR_MODE		0x04	/* MIR mode */
#define UART_OMAP_MDR1_FIR_MODE		0x05	/* FIR mode */
#define UART_OMAP_MDR1_CIR_MODE		0x06	/* CIR mode */
#define UART_OMAP_MDR1_DISABLE		0x07	/* Disable (default state) */

/*
 * These are definitions for the Altera ALTR_16550_F32/F64/F128
 * Normalized from 0x100 to 0x40 because of shift by 2 (32 bit regs).
 */
#define UART_ALTR_AFR		0x40	/* Additional Features Register */
#define UART_ALTR_EN_TXFIFO_LW	0x01	/* Enable the TX FIFO Low Watermark */
#define UART_ALTR_TX_LOW	0x41	/* Tx FIFO Low Watermark */

#endif /* _LINUX_SERIAL_REG_H */